BANDGAP VOLTAGE REFERENCE USING TRIPLE CASCODE OPERATIONAL AMPLIFIER
DOI:
https://doi.org/10.55766/sujst8390Keywords:
Bandgap Voltage Reference, Gain, Miller compensation, MOSFET, PM, Temperature coefficient, Triple Cascode Op-AmpAbstract
Bandgap Voltage reference (BGR) circuits are crucial components in analog circuits. In this paper, a BGR circuit capable of obtaining a reference voltage of 1.0435 V is proposed. In the proposed BGR circuit, Miller compensated two-stage Triple Cascode Operational Amplifier (Op-Amp) has been used which achieves a higher gain of 104.1db and Phase Margin of 73.78 degrees with 1.8V supply voltage using 90nm technology. The proposed BGR circuit achieves 4.51 ppm/OK of temperature coefficient and 0.4375 mV/V of line regulation. The designed BGR circuit can be used in analog applications.
References
Adimulam, M.K., and Movva, K.K. (2012). A low power CMOS current mode bandgap reference circuit with low temperature coefficient of output voltage. Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, p. 144-149. https://doi.org/10.1109/PrimeAsia.2012.6458643
Aggarwal, B., Arora, L., Chaterjee, S., and Khandelwal, V. (2022). A Miller compensated gain enhanced high bandwidth transconductance amplifier. Wireless Personal Communications, 126(3):2647-2670. https://doi.org/10.1007/s11277-022-09834-4
Aminzadeh, H., and Valinezhad, M.M. (2022). A nano-power sub-bandgap voltage and current reference topology with no amplifier. AEU - International Journal of Electronics and Communications, 148:154174. https://doi.org/10.1016/j.aeue.2022.154174
Azimi, M., Habibi, M., and Karimi-Alavijeh, H.R. (2021). A 0.4 V, 19 pW subthreshold voltage reference generator using separate line sensitivity and temperature coefficient correction stages. AEU - International Journal of Electronics and Communications, 140:153949. https://doi.org/10.1016/j.aeue.2021.153949
Baker, R. J. (2019). CMOS: Circuit design, layout, and simulation (3rd ed.). Wiley‑IEEE Press.
Banba, H., Shiga, H., Umezawa, A., Miyaba, T., Tanzawa, T., Atsumi, S., and Sakui, K. (1999). A CMOS bandgap reference circuit with sub-1-V operation. IEEE Journal of Solid-State Circuits, 34(5):670-674. https://doi.org/10.1109/4.760378
Banerjee, S., Chatterjee, S., Mukherjee, K., and Pandit, S. (2024). A 0.6 V voltage reference circuit with 57 ppm/°C temperature coefficient, 73 kΩ output impedance and 0.080%/V line sensitivity for energy efficient applications. Physica Scripta, 99(3):035503. https://doi.org/10.1088/1402-4896/ad25b5
Cadence Design Systems, Inc. (2003). Spectre circuit simulator reference manual (Product version 5.0). Cadence Design Systems.
Chen, Q., Xie, J., Qiu, H., Li, J., and Luo, Z. (2024). A high performance CMOS voltage reference in one simple circuit. AEU - International Journal of Electronics and Communications, 173:155030. https://doi.org/10.1016/j.aeue.2023.155030
Chowdary, G., Kota, K., and Chatterjee, S. (2020). A 1-nW 95-ppm/°C 260-mV startup-less bandgap-based voltage reference. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS) (pp. 1-5). IEEE. https://doi.org/10.1109/ISCAS45731.2020.9181144
Guo, Y., and Qiu, L. (2023). A low-power common-mode detector with PVT-compensation technique for dynamic amplifier in delta-sigma modulator. Circuits, Systems, and Signal Processing, 42(7):3795-3811. https://doi.org/10.1007/s00034-023-02316-3
Hamzah, M.H., Jambek, A.B., and Hashim, U. (2015). Design and analysis of a two-stage CMOS op-amp using Silterra's 0.13 μm technology. In 2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE) (pp. 55-59). IEEE. https://doi.org/10.1109/ISCAIE.2014.7010209
Kaur, J., Kaushik, R., Srivastava, A., and Singh, S. (2019). A design approach for bandgap reference circuit. 2019 1st International Conference on Signal Processing, VLSI and Communication Engineering (ICSPVCE 2019), p. 1-5. https://doi.org/10.1109/ICSPVCE46182.2019.9092822
Khan, A.Q., Yadav, H., and Bhulania, P. (2021). Miller compensated op-amp design for high PSRR & high gain of 72dB in 180-nm CMOS process. Proceedings of the 8th International Conference on Signal Processing and Integrated Networks (SPIN 2021), p. 818-823. https://doi.org/10.1109/SPIN52536.2021.9565966
Li, J.H., Zhang, X.B., and Yu, M.Y. (2011). A 1.2-V piecewise curvature-corrected bandgap reference in 0.5 μm CMOS process. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(6):1118-1122. https://doi.org/10.1109/TVLSI.2010.2045519
Lin, Y.T., and Lin, H. (2006). A simple subthreshold CMOS voltage reference circuit with channel-length modulation compensation. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(9):882-885. https://doi.org/10.1109/TCSII.2006.881813
Liu, Y., Zhan, C., and Wang, L. (2018a). An ultralow power subthreshold CMOS voltage reference without requiring resistors or BJTs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(1):201-205. https://doi.org/10.1109/TVLSI.2017.2754442
Liu, Y., Zhan, C., Wang, L., Tang, J., and Wang, G. (2018b). A 0.4-V wide temperature range all-MOSFET subthreshold voltage reference with 0.027%/V line sensitivity. IEEE Transactions on Circuits and Systems II: Express Briefs, 65(8):969-973. https://doi.org/10.1109/TCSII.2018.2794512
Lopez Martin, A.J. (2002). Tutorial: Cadence design environment. Klipsch School of Electrical and Computer Engineering, New Mexico State University. Retrieved from: https://web.itu.edu.tr/~ateserd/CADENCE%20Manual.pdf
Manikandan, P. (2024). Miller compensated three-stage OTA for a wide range of load capacitors (1 pF to 1 nF). International Journal of Electronics, 111(9):1459-1474. https://doi.org/10.1080/00207217.2023.2235721
Mu, J., Liu, L., Zhu, Z., and Yang, Y. (2017). A 58-ppm/°C 40-nW BGR at supply from 0.5 V for energy harvesting IoT devices. IEEE Transactions on Circuits and Systems II: Express Briefs, 64(7):752-756. https://doi.org/10.1109/TCSII.2016.2602875
Nagulapalli, R., Hayatleh, K., Barker, S., Reddy, B.N.K., and Seetharamulu, B. (2019). A low power Miller compensation technique for two-stage op-amp in 65nm CMOS technology. 2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT 2019), p. 1-5. https://doi.org/10.1109/ICCCNT45670.2019.8944553
Nagulapalli, R., Palani, R.K., and Bhagavatula, S. (2021). A 24.4 ppm/°C voltage mode bandgap reference with a 1.05V supply. IEEE Transactions on Circuits and Systems II: Express Briefs, 68(4):1088-1092. https://doi.org/10.1109/TCSII.2020.3034256
Osaki, Y., Hirose, T., Kuroki, N., and Numa, M. (2013). 1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V subbandgap reference circuits for nanowatt CMOS LSIs. IEEE Journal of Solid-State Circuits, 48(6):1530-1538. https://doi.org/10.1109/JSSC.2013.2252523
Palumbo, G., and Pennisi, S. (2002). Design methodology and advances in nested-Miller compensation. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 49(7):893-903. https://doi.org/10.1109/TCSI.2002.800463
Razavi, B. (2017). Design of analog CMOS integrated circuits (2nd ed., pp. 100-126). McGraw-Hill Education.
Serra-Graells, F., and Huertas, J.L. (2003). Sub-1-V CMOS proportional-to-absolute temperature references. IEEE Journal of Solid-State Circuits, 38(1):84-88. https://doi.org/10.1109/JSSC.2002.806258
Shashidhar, K., Ijjada, S.R., and Naick, B.S. (2020). Design and Implementation of CMOS Telescopic Op-Amp for Bio-Medical Applications. International Journal of Simulation: Systems, Science & Technology, 20(1):31.1-31.10. https://doi.org/10.5013/IJSSST.a.20.01.31
Shrivastava, A., Craig, K., Roberts, N.E., Wentzloff, D.D., and Calhoun, B.H. (2015). A 32nW bandgap reference voltage operational from 0.5V supply for ultra-low power systems. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 58:94-95. https://doi.org/10.1109/ISSCC.2015.7062942
Singh, A.K., Pal, P.K., and Pattanaik, M. (2015). A wide temperature range voltage bandgap reference generator in 32nm CMOS technology. Global Conference on Communication Technologies, GCCT 2015, p. 696-699. https://doi.org/10.1109/GCCT.2015.7342753
Soni, S., Niranjan, V., and Kumar, A. (2022). Design of high gain and high bandwidth operational transconductance amplifier (OTA). International Journal of Electronics, 109(5):774-793. https://doi.org/10.1080/00207217.2021.1941291
Sousa, J.C.S., Perina, W.F., Rangel, R., Simoen, E., Veloso, A., Martino, J.A., and Agopian, P.G.D. (2022). Design of operational transconductance amplifier with Gate-All-Around Nanosheet MOSFET using experimental data from room temperature to 200 °C. Solid-State Electronics, 189:108238. https://doi.org/10.1016/j.sse.2022.108238
Wang, L., Zhan, C., Tang, J., Liu, Y., and Li, G. (2018). A 0.9-V 33.7-ppm/°C 85-nW sub-bandgap voltage reference consisting of subthreshold MOSFETs and single BJT. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(10):2190-2194. https://doi.org/10.1109/TVLSI.2018.2836331
Wang, S., and Mok, P.K.T. (2020). An 8-nW resistor-less bandgap reference based on a single-branch floating PTAT voltage. IEEE Solid-State Circuits Letters, 3:74-77. https://doi.org/10.1109/LSSC.2020.3005758
