INVESTIGATING DOUBLE GATE LITHIUM NIOBATE-BASED METAL FERROELECTRIC METAL INSULATOR SEMICONDUCTOR (MFMIS) NCFETS THROUGH ANALYTICAL MODELING AND SIMULATION
DOI:
https://doi.org/10.55766/sujst-2024-05-e06156Keywords:
Ferroelectric materials, Lithium Niobate, L-K theory, MFMIS architecture, NCFET, Silicon CircuitAbstract
As the miniaturization of silicon circuits continues, the primary challenge has shifted towards reducing energy consumption. The Boltzmann limit, a fundamental barrier in traditional semiconductor devices, has prompted the exploration of novel solutions. One promising candidate is the Negative Capacitance Field Effect Transistor (NCFET). NCFETs introduce a second insulating ferroelectric material to create a negative capacitance (CFE) effect, which counteracts the positive capacitances inherent in Field Effect Transistors (FETs). This interaction allows for lower operating voltages and enhanced energy efficiency. Silicon, a ubiquitous material in semiconductor devices, remains a focal point of this research due to its widespread use and well-understood properties. Extensive analytical studies have been conducted on silicon-based devices, examining their performance at ever-decreasing nanoscale gate levels. This work presents a significant advancement with the introduction of high-performance LiNbO3-based NCFETs. Compared to traditional single-gate designs, the proposed LiNbO3-based NCFET demonstrates superior performance metrics. Notably, it exhibits hysteresis-free characteristics, leading to a more stable and efficient operational region. The absence of hysteresis not only simplifies the device’s operation but also enhances its reliability and scalability for future applications. In conclusion, the implementation of LiNbO3-based NCFETs represents a promising step towards overcoming the limitations imposed by the Boltzmann limit, offering a pathway to more energy-efficient silicon circuits as they continue to shrink in size.
References
Alam, M.A., Si, M., and Ye, P.D. (2019). A critical review of recent progress on negative capacitance field-effect transistors. Applied Physics Letters, 114(9):090401. https://doi.org/10.1063/1.5092684
Anvarifard, M.K. (2019). An accurate compact model to extract the important physical parameters of an experimental nanoscale short-channel SOI MOSFET. Journal of Computational Electronics, 18(1):46-52. https://doi.org/10.1007/s10825-018-1267-9
Anvarifard, M.K. and Orouji, A.A. (2015). Accurate analytical drain current model for a nanoscale fully-depleted SOI MOSFET. Solid-State Electronics, 103:154-161. https://doi.org/10.1016/j.sse.2014.08.002
Kumar, S.A. and Pravin, J.C. (2021). Performance evaluation of sub 5 nm GAA NWMBCFET using silicon carbide source/drain material. IETE Journal of Research, 69(5):2615-2620. https://doi.org/10.1080/03772063.2021.1902869
Bacharach, J., Ullah, M.S., and Fouad, E. (2019). A review on negative capacitance based transistors. In: 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS), IEEE, Dallas, TX, USA, p. 180-184. https://doi.org/10.1109/MWSCAS.2019.8885275
Cao, W. and Banerjee, K. (2020). Is negative capacitance FET a steep-slope logic switch? Nature communications, 11(1):196. https://doi.org/10.1038/s41467-019-13797-9
Chandra, P. and Littlewood, P.B. (2007). A Landau primer for ferroelectrics. In: Physics of Ferroelectrics. Topics in Applied Physics, Springer, Berlin, Heidelberg, 105:69-116. https://doi.org/10.1007/978-3-540-34591-6_3
Chaudhary, S. and Sahu, C. (2020). Simulation study based performance projection of Negative capacitance FET. In: 2020 IEEE 17th India Council International Conference (INDICON), New Delhi, India, p. 1-5. https://doi.org/10.1109/INDICON49873.2020.9342497
Chen, H.P., Lee, V.C., Ohoka, A., Xiang, J., and Taur, Y. (2011). Modeling and design of ferroelectric MOSFETs. IEEE Transactions on Electron Devices, 58(8):2401-2405. https://doi.org/10.1109/TED.2011.2155067
Hoffmann, M., Fengler, F.P.G., Herzig, M., Mittmann, T., Max, B., Schroeder, U., Negrea, R., Lucian, P., Slesazeck S., and Mikolajick T. (2019). Unveiling the double-well energy landscape in a ferroelectric layer. Nature, 565(7740):464-467. https://doi.org/10.1038/s41586-018-0854-z
Hoffmann, M., Slesazeck, S., and Mikolajick, T. (2021). Progress and future prospects of negative capacitance electronics: A materials perspective. APL Materials, 9(2):020902. https://doi.org/10.1063/5.0032954
Horowitz, M., Alon, E., Patil, D., Naffziger, S., Kumar, R., and Bernstein, K. (2005). Scaling, power, and the future of CMOS. In: IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest., Washington, DC, USA, p. 7-15. https://doi.org/10.1109/IEDM.2005.1609253
Íñiguez, J., Zubko, P., Luk'yanchuk, I., and Cano, A. (2019). Ferroelectric negative capacitance. Nature Reviews Materials, 4(4):243-256. https://doi.org/10.1038/s41578-019-0089-0
Jain, A. and Alam, M.A. (2014). Stability constraints define the minimum subthreshold swing of a negative capacitance field-effect transistor. IEEE Transactions on Electron Devices, 61(7):2235-2242. https://doi.org/10.1109/TED.2014.2316167
Jiang, C., Liang, R., Wang, J., and Xu, J. (2015). A carrier-based analytical theory for negative capacitance symmetric double-gate field effect transistors and its simulation verification. Journal of Physics D: Applied Physics, 48(36):365103. https://doi.org/10.1088/0022-3727/48/36/365103
Jimenez, D., Miranda, E., and Godoy, A. (2010). Analytic model for the surface potential and drain current in negative capacitance field-effect transistors. IEEE Transactions on Electron Devices, 57(10):2405-2409. https://doi.org/10.1109/TED.2010.2062188
Jung, H. (2023). Analysis of drain induced barrier lowering for junctionless double gate MOSFET using ferroelectric negative capacitance effect. AIMS Electronics and Electrical Engineering, 7(1):38-49. https://doi.org/10.3934/electreng.2023003
Khosla, R. and Sharma, S.K. (2021). Integration of ferroelectric materials: An ultimate solution for next-generation computing and storage devices. ACS Applied Electronic Materials, 3(7):2862-2897. https://doi.org/10.1021/acsaelm.0c00851
Kobayashi, M. (2018). A perspective on steep-subthreshold-slope negative-capacitance field-effect transistor. Applied Physics Express, 11(11):110101. https://doi.org/10.7567/APEX.11.110101
Lee, H., Yoon, Y., and Shin, C. (2017). Current-voltage model for negative capacitance field-effect transistors. IEEE Electron Device Letters, 38(5):669-672. https://doi.org/10.1109/LED.2017.2679102
Li, J., Nagaraj, B., Liang, H., Cao, W., Lee, C. H., and Ramesh, R. (2004). Ultrafast polarization switching in thin-film ferroelectrics. Applied Physics Letters, 84(7):1174-1176. https://doi.org/10.1063/1.1644917
Mikolajick, T., Slesazeck, S., Mulaosmanovic, H., Park, M.H., Fichtner, S., Lomenzo, P.D., Hoffman, M., and Schroeder, U. (2021). Next generation ferroelectric materials for semiconductor process integration and their applications. Journal of Applied Physics, 129(10):100901. https://doi.org/10.1063/5.0037617
Park, H.W., Byun, S., Kim, K.D., Ryoo, S.K., Lee, I.S., Lee, Y.B., Lee, S.H., Nam, H.W., Lee, J.H., Song, J.H., Shin, S.J., and Hwang, C.S. (2023). Exploring the physical origin of the negative capacitance effect in a metal-ferroelectric-metal-dielectric structure. Advanced Functional Materials, 33(51):2304754. https://doi.org/10.1002/adfm.202304754
Rusu, A., Salvatore, G.A., Jimenez, D., and Ionescu, A.M. (2010). Metal-ferroelectric-meta-oxide-semiconductor field effect transistor with sub-60mV/decade subthreshold swing and internal voltage amplification. In: 2010 International Electron Devices Meeting, San Francisco, CA, USA, 2010, p. 16.3.1-16.3.4. https://doi.org/10.1109/IEDM.2010.5703374
Sajad, M., Singh, A., Kumar, N., Amin, S.I., and Anand, S. (2021). Design and analysis of negative capacitance based dual material dopingless tunnel FET. Superlattices and Microstructures, 156:106964. https://doi.org/10.1016/j.spmi.2021.106964
Sakib, F.I., Mullick, F.E., Shahnewaz, S., Islam, S., and Hossain, M. (2019). Influence of device architecture on the performance of negative capacitance MFMIS transistors. Semiconductor Science and Technology, 35(2):025005. https://doi.org/10.1088/1361-6641/ab5b76
Salahuddin, S. and Datta, S. (2008). Use of negative capacitance to provide voltage amplification for low power nanoscale devices. Nano letters, 8(2):405-410. https://doi.org/10.1021/nl071804g
Sallese, J.M. and Meyer, V. (2004). The ferroelectric MOSFET: A self-consistent quasi-static model and its implications. IEEE Transactions on Electron Devices, 51(12):2145-2153. https://doi.org/10.1109/TED.2004.839113
Salvatore, G.A., Bouvet, D., and Ionescu, A.M. (2008). Demonstration of subthrehold swing smaller than 60mV/decade in Fe-FET with P (VDF-TrFE)/SiO2 gate stack. In: 2008 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 2008, p. 1-4. https://doi.org/10.1109/IEDM.2008.4796642
Saritha, N.R., Pravin, J.C., Sandeep, V., and Ramakrishnan, V.N. (2023). Analytical modeling and quasi-static characterization of a lithium niobate (LiNbO3)-based metal-ferroelectric-metal-insulator-semiconductor (MFMIS) NCFET. Journal of Computational Electronics, 22(5): 1423-1432. https://doi.org/10.1007/s10825-023-02070-4
Semwal, S. and Kranti, A. (2023). Analytical modeling of architecture dependent atypical scaling trends in metal-Hf0.5Zr0.5O2-metal-SiO2-Si negative capacitance transistors. Semiconductor Science and Technology, 38(9):095011. https://doi.org/10.1088/1361-6641/aced69
Shen, H.H., Shen, S.L., Yu, C.H., and Su, P. (2015). Impact of quantum capacitance on intrinsic inversion capacitance characteristics and inversion-charge loss for multigate III-V-on-insulator nMOSFETs. IEEE Transactions on Electron Devices, 63(1):339-344. https://doi.org/10.1109/TED.2015.2500915
Sridevi, R., Charles Pravin, J., Ramesh Babu, A., and Ajayan, J. (2021). Lowering the Schottky barrier height by titanium contact for high-drain current in mono-layer MoS2 transistor. Journal of Electronic Materials, 50(6):3295-3301. https://doi.org/10.1007/s11664-021-08811-0
Sridevi, R., Pravin, J.C., Babu, A.R., and Nirmal, D. (2022). Investigation of quantum confinement effects on molybdenum disulfide (MoS2) based transistor using Ritz Galerkin finite element technique. Silicon, 14(5):2157-2163. https://doi.org/10.1007/s12633-021-01010-w
Starkov, A. and Starkov, I. (2014). Asymptotic description of the time and temperature hysteresis in the framework of Landau-Khalatnikov equation. Ferroelectrics, 461(1): 50-60. https://doi.org/10.1080/00150193.2014.889544
Tu, L., Wang, X., Wang, J., Meng, X., and Chu, J. (2018). Ferroelectric negative capacitance field effect transistor. Advanced Electronic Materials, 4(11):1800231. https://doi.org/10.1002/aelm.201800231
Xiao, Y.G., Tang, M.H., Xiong, Y., Li, J.C., Cheng, C.P., Jiang, B., Cai, H.Q., Tang, Z.H., Lv, X.S., Gu, X.C., and Zhou, Y.C. (2012). Use of negative capacitance to simulate the electrical characteristics in double-gate ferroelectric field-effect transistors. Current Applied Physics, 12(6):1591-1595. https://doi.org/10.1016/j.cap.2012.05.008
Yeung, C.W., Khan, A.I., Cheng, J.Y., Salahuddin, S., and Hu, C. (2012). Non-hysteretic negative capacitance FET with Sub-30mV/dec swing over 106X current range and ION of 0.3 mA/μm without Strain Enhancement at 0.3 V VDD. In: 2012 International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 2012-Denver, United States, 5-7 Sept 2012, p. 257.
Yeung, C.W., Khan, A.I., Salahuddin, S., and Hu, C. (2013). Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs. In: 2013 Third Berkeley Symposium on Energy Efficient Electronic Systems (E3S), IEEE, Berkeley, CA, USA, 2013, p. 1-2. https://doi.org/10.1109/E3S.2013.6705876
