A NOVEL CROSS-CONNECTED T-TYPE ASYMMETRICAL MLI WITH REDUCED COMPONENTS FOR PV APPLICATIONS

Authors

DOI:

https://doi.org/10.55766/sujst11531

Keywords:

CT-type, Multilevel Inverter, Pulse Width Modulation, Reduced Device Count, Total Harmonic Distortion, Total standing voltage

Abstract

We provide a new seventeen-level cross-connected T-type (CT-type) inverter with a lower device count (RDC) in this study. Just eight power switches, four self-balancing capacitors, and two DC sources are needed for the suggested design. It reduces the voltage stress on the switches by avoiding the need for an H-bridge to generate the negative half cycle, in contrast to traditional multilevel inverters. The distinctive feature of this topology is its asymmetrical cross‑connected structure, enabling seventeen voltage levels with far fewer components while maintaining natural capacitor voltage balancing. By cascading capacitors and DC sources with the switches, the inverter achieves the desired output levels efficiently. Thanks to its strong self‑balancing and high‑voltage handling capability, the design is particularly well-suited for renewable energy integration into the grid. The gate driver signals are generated using level‑shifted pulse width modulation. A comparative study demonstrates the advantages of the proposed topology over existing designs in terms of component count, driver requirements, and total standing voltage. Its practicality is confirmed through both simulation studies and a laboratory prototype.

References

Alishah, R. S., Hosseini, S. H., Babaei, E., & Sabahi, M. (2017). Optimal design of new cascaded switch-ladder multilevel inverter structure. IEEE Transactions on Industrial Electronics, 64(3), 2072-2080. https://doi.org/10.1109/TIE.2016.2627019

Alishah, R. S., Nazarpour, D., Hosseini, S. H., & Sabahi, M. (2015). Reduction of power electronic elements in multilevel converters using a new cascade structure. IEEE Transactions on Industrial Electronics, 62(1), 256-269. https://doi.org/10.1109/TIE.2014.2331012

Anand, V., & Singh, V. (2020). Compact symmetrical and asymmetrical multilevel inverter with reduced switches. International Transactions on Electrical Energy Systems, 30(8), Article e12458. https://doi.org/10.1002/2050-7038.12458

Babaei, E., Farhadi Kangarlu, M., & Sabahi, M. (2014a). Extended multilevel converters: An attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters. IET Power Electronics, 7(1), 157-166. https://doi.org/10.1049/iet-pel.2013.0057

Babaei, E., Laali, S., & Alilu, S. (2014b). Cascaded multilevel inverter with series connection of novel H-bridge basic units. IEEE Transactions on Industrial Electronics, 61(12), 6664-6671. https://doi.org/10.1109/TIE.2014.2316264

Babaei, E., Laali, S., & Bayat, Z. (2015). A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches. IEEE Transactions on Industrial Electronics, 62(2), 922-929. https://doi.org/10.1109/TIE.2014.2336601

Gautam, S. P., Sahu, L. K., & Gupta, S. (2016). Reduction in number of devices for symmetrical and asymmetrical multilevel inverters. IET Power Electronics, 9(4), 698-709. https://doi.org/10.1049/iet-pel.2015.0176

Gupta, K. K., & Jain, S. (2014a). A novel multilevel inverter based on switched DC sources. IEEE Transactions on Industrial Electronics, 61(7), 3269-3278. https://doi.org/10.1109/TIE.2013.2282606

Gupta, K. K., & Jain, S. (2014b). Comprehensive review of a recently proposed multilevel inverter. IET Power Electronics, 7(3), 467–479. https://doi.org/10.1049/iet-pel.2012.0438

Gupta, K. K., Ranjan, A., Bhatnagar, P., Sahu, L. K., & Jain, S. (2016). Multilevel inverter topologies with reduced device count: A review. IEEE Transactions on Power Electronics, 31(1), 135-151. https://doi.org/10.1109/TPEL.2015.2405012

Hosseinzadeh, M. A., Sarebanzadeh, M., Rivera, M., Babaei, E., & Wheeler, P. (2021). A reduced single-phase switched-diode cascaded multilevel inverter. IEEE Journal of Emerging and Selected Topics in Power Electronics, 9(3), 3556-3569. https://doi.org/10.1109/JESTPE.2020.3010793

Kumar, D., Nema, R. K., & Gupta, S. (2020). A comparative review on power conversion topologies and energy storage system for electric vehicles. International Journal of Energy Research, 44(10), 7863-7885. https://doi.org/10.1002/er.5353

Kumar, D., Nema, R. K., & Gupta, S. (2021a). Development of a novel fault-tolerant reduced device count T-type multilevel inverter topology. International Journal of Electrical Power & Energy Systems, 132, Article 107185. https://doi.org/10.1016/j.ijepes.2021.107185

Kumar, D., Nema, R. K., & Gupta, S. (2021b). Development of fault-tolerant reduced device version with switched-capacitor based multilevel inverter topologies. International Transactions on Electrical Energy Systems, 31(7), Article e12893. https://doi.org/10.1002/2050-7038.12893

Mahato, B., Majumdar, S., & Jana, K. C. (2019). Single-phase modified T-type-based multilevel inverter with reduced number of power electronic devices. International Transactions on Electrical Energy Systems, 29(11), Article e12097. https://doi.org/10.1002/2050-7038.12097

Meraj, S. T., Hasan, K., & Masaoud, A. (2017, December). Simplified one dimensional space vector modulation of cross-switched multilevel inverter. In 2017 IEEE 15th Student Conference on Research and Development (SCOReD) (pp. 350-355). IEEE. https://doi.org/10.1109/SCORED.2017.8305366

Omer, P., Kumar, J., & Surjan, B. S. (2020). A review on reduced switch count multilevel inverter topologies. IEEE Access, 8, 22281-22302. https://doi.org/10.1109/ACCESS.2020.2969551

Pulikanti, S. R., & Agelidis, V. G. (2011). Hybrid flying-capacitor-based active-neutral-point-clamped five-level converter operated with SHE-PWM. IEEE Transactions on Industrial Electronics, 58(10), 4643-4653. https://doi.org/10.1109/TIE.2011.2106098

Rathore, V., & Yadav, K. B. (2022a). Comparative efficiency analysis of five-level dual three-phase multilevel inverter fed six-phase induction motor drive. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 35(3), Article e2981. https://doi.org/10.1002/jnm.2981

Rathore, V., & Yadav, K. B. (2022b). Mathematical modeling and numerical analysis of SPIM drive using modified SVPWM technique. ECTI Transactions on Electrical Engineering, Electronics, and Communications, 20(2), 152–162. https://doi.org/10.37936/ecti-eec.2022202.246877

Rathore, V., Yadav, K. B., & Dhamudia, S. (2021). An implementation of nine-level hybrid cascade multi-level inverter (HCMLI) using IPD-topology for harmonic reduction. In V. Nath & J. K. Mandal (Eds.), Nanoelectronics, circuits and communication systems (pp. 203–210). Springer. https://doi.org/10.1007/978-981-15-7486-3_20

Routray, A., Singh, R. K., & Mahanty, R. (2020). Selective harmonic elimination in hybrid cascaded multilevel inverter using modified whale optimization. International Transactions on Electrical Energy Systems, 30(4), Article e12298. https://doi.org/10.1002/2050-7038.12298

Saeedian, M., Adabi, J., & Hosseini, S. M. (2017). Cascaded multilevel inverter based on symmetric-asymmetric DC sources with reduced number of components. IET Power Electronics, 10(12), 1468-1478. https://doi.org/10.1049/iet-pel.2017.0039

Salem, A., Van Khang, H., Robbersmyr, K. G., Norambuena, M., & Rodriguez, J. (2021). Voltage source multilevel inverters with reduced device count: Topological review and novel comparative factors. IEEE Transactions on Power Electronics, 36(3), 2720-2747. https://doi.org/10.1109/TPEL.2020.3011908

Samadaei, E., Kaviani, M., & Bertilsson, K. (2019). A 13-levels module (K-type) with two DC sources for multilevel inverters. IEEE Transactions on Industrial Electronics, 66(7), 5186-5196. https://doi.org/10.1109/TIE.2018.2868325

Siddique, M. D., Iqbal, A., Memon, M. A., & Mekhilef, S. (2020a). A new configurable topology for multilevel inverter with reduced switching components. IEEE Access, 8, 188726-188741. https://doi.org/10.1109/ACCESS.2020.3030951

Siddique, M. D., Mekhilef, S., Shah, N. M., Sandeep, N., Ali, J. S. M., Iqbal, A., Ahmed, M., Ghoneim, S. S., Al-Harthi, M. M., Alamri, B., & Salem, F. A. (2020b). A single DC source nine-level switched-capacitor boost inverter topology with reduced switch count. IEEE Access, 8, 5840-5851. https://doi.org/10.1109/ACCESS.2019.2962706

Vemuganti, H. P., Sreenivasarao, D., Ganjikunta, S. K., Suryawanshi, H. M., & Abu-Rub, H. (2021). A survey on reduced switch count multilevel inverters. IEEE Open Journal of the Industrial Electronics Society, 2, 80-111. https://doi.org/10.1109/OJIES.2021.3050214

Downloads

Published

2026-09-30

How to Cite

Kumar, D., Rathore, V., Gupta, S. K., Jena, K., Gupta, G., Mehta, V. K., Anand, S., Baitha, K., Ram, O. P., Raj, N., Kumar, H., Ranjan, M., & Rai, S. (2026). A NOVEL CROSS-CONNECTED T-TYPE ASYMMETRICAL MLI WITH REDUCED COMPONENTS FOR PV APPLICATIONS. Suranaree Journal of Science and Technology, 33(5), 010457(1–12). https://doi.org/10.55766/sujst11531

Issue

Vol. 33 No. 5 (2026): September - October

Section

Research Article

Categories

License

Copyright (c) 2026 Dhananjay Kumar, Vishal Rathore, Santosh Kumar Gupta, Kasinath Jena, Gaurav Gupta, Vinod Kumar Mehta, Samar Anand, Krishna Baitha, Om Prakash Ram, Nand Raj, Hariom Kumar, Mrinal Ranjan, Sneha Rai

Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.