Rao Doddi B, Kanaka Raghu Vamsi Kudulla H, Mahanthi V. DESIGN OF 4-BIT PARTIAL PRODUCTS PARTITIONING ADDER WITH HIGH SPEED AND LOW POWER DELAY PRODUCT. Suranaree J Sci Technol [internet]. 2026 Aug. 28 [cited 2026 Sep. 11];29(5):010155(1-11). available from: https://ph04.tci-thaijo.org/index.php/SUJST/article/view/15169