1.
Mattada M, Guhilot H. TWO STAGE 10-BIT ADC WITH DELAY-LINE TDC BASED SECOND STAGE. Suranaree J Sci Technol [internet]. 2026 Aug. 28 [cited 2026 Sep. 11];28(3):010053(1-6). available from: https://ph04.tci-thaijo.org/index.php/SUJST/article/view/14904