Rao Doddi, B., H. Kanaka Raghu Vamsi Kudulla, and V. Mahanthi. “DESIGN OF 4-BIT PARTIAL PRODUCTS PARTITIONING ADDER WITH HIGH SPEED AND LOW POWER DELAY PRODUCT”. Suranaree Journal of Science and Technology, vol. 29, no. 5, Aug. 2026, pp. 010155(1-11), https://ph04.tci-thaijo.org/index.php/SUJST/article/view/15169.