[1]
M. Mattada and H. Guhilot, “TWO STAGE 10-BIT ADC WITH DELAY-LINE TDC BASED SECOND STAGE”, Suranaree J Sci Technol, vol. 28, no. 3, pp. 010053(1–6), Aug. 2026.