Rao Doddi, Bhaskara, Hari Kanaka Raghu Vamsi Kudulla, and Vandana Mahanthi. 2026. “DESIGN OF 4-BIT PARTIAL PRODUCTS PARTITIONING ADDER WITH HIGH SPEED AND LOW POWER DELAY PRODUCT”. Suranaree Journal of Science and Technology 29 (5):010155(1-11. https://ph04.tci-thaijo.org/index.php/SUJST/article/view/15169.