(1)
Rao Doddi, B.; Kanaka Raghu Vamsi Kudulla, H.; Mahanthi, V. DESIGN OF 4-BIT PARTIAL PRODUCTS PARTITIONING ADDER WITH HIGH SPEED AND LOW POWER DELAY PRODUCT. Suranaree J Sci Technol 2026, 29, 010155(1-11).