(1)
Mattada, M.; Guhilot, H. TWO STAGE 10-BIT ADC WITH DELAY-LINE TDC BASED SECOND STAGE. Suranaree J Sci Technol 2026, 28, 010053(1-6).