Rao Doddi, B., Kanaka Raghu Vamsi Kudulla, H. and Mahanthi, V. 2026. DESIGN OF 4-BIT PARTIAL PRODUCTS PARTITIONING ADDER WITH HIGH SPEED AND LOW POWER DELAY PRODUCT. Suranaree Journal of Science and Technology. 29, 5 (Aug. 2026), 010155(1–11).