[1]
Mattada, M. and Guhilot, H. 2026. TWO STAGE 10-BIT ADC WITH DELAY-LINE TDC BASED SECOND STAGE. Suranaree Journal of Science and Technology. 28, 3 (Aug. 2026), 010053(1–6).